Bug 200 - Add JWARN like warnings to the RISC assembler
Summary: Add JWARN like warnings to the RISC assembler
Status: UNCONFIRMED
Alias: None
Product: RMAC
Classification: Unclassified
Component: Core (show other bugs)
Version: unspecified
Hardware: All All
: Normal enhancement
Assignee: Shamus Hammons
URL:
Depends on:
Blocks:
 
Reported: 2022-05-27 04:09 CDT by ggn
Modified: 2022-06-03 01:51 CDT (History)
2 users (show)

See Also:

Attachments
Add an attachment (proposed patch, testcase, etc.)

Note You need to log in before you can comment on or make changes to this bug.
Description ggn 2022-05-27 04:09:56 CDT 
This thing: https://github.com/djipi/Jwarn

From a quick look, it doesn't seem to impossible to implement inside riscasm.c. Some rules want to peek ahead to the next instruction, but we can probably inverse the logic to peek at the previous instruction.
Comment 1 djipi.mari 2022-06-03 01:51:41 CDT 
It makes sense to have a Jwarn integrated to Rmac instead to have a standalone Jwarn application (which doesn't really work with the Rmac output asm anyway). For the record, I would like to add here the short discussion about the tool.
http://jlhconsulting.gotdns.com/bugs/show_bug.cgi?id=192